package
0.0.0-20211205205814-168ccc21e67c
Repository: https://github.com/ziutek/emgo.git
Documentation: pkg.go.dev
# Constants
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+ HPRE[3:0] bits (AHB prescaler).
SYSCLK not divided.
SYSCLK divided by 128.
SYSCLK divided by 16.
SYSCLK divided by 2.
SYSCLK divided by 256.
SYSCLK divided by 4.
SYSCLK divided by 512.
SYSCLK divided by 64.
SYSCLK divided by 8.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+ PRE1[2:0] bits (APB1 prescaler).
HCLK not divided.
HCLK divided by 16.
HCLK divided by 2.
HCLK divided by 4.
HCLK divided by 8.
+ PRE2[2:0] bits (APB2 prescaler).
HCLK not divided.
HCLK divided by 16.
HCLK divided by 2.
HCLK divided by 4.
HCLK divided by 8.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+ SW[1:0] bits (System clock Switch).
HSE selected as system clock.
HSI selected as system clock.
PLL selected as system clock.
+ SWS[1:0] bits (System Clock Switch Status).
HSE oscillator used as system clock.
HSI oscillator used as system clock.
PLL used as system clock.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
+.
# Variables
emgo:const.