Categorygithub.com/ziutek/emgoegpathsrcdisplayeveft81
package
0.0.0-20211205205814-168ccc21e67c
Repository: https://github.com/ziutek/emgo.git
Documentation: pkg.go.dev
Versions
1
Dependencies
1
Dependents
0
Files
150 SLOC

# Constants

Switch mode to Active.
Select PLL external clock source.
Select PLL internal clock source.
Select PLL multiple.
Power down individual ROMs.
Set pins state in PwrDown mode.
Set pins drive strength.
Switch off LDO, Clock, PLL and Oscillator.
4 B.
4 KB.
8 KB.
1024 KB.
4 KB.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
Register addresses.
1152 KB.
4 B.
Send reset pulse to FT81x core.
Switch mode to Sleep: PLL and Oscillator off.
Switch mode to Standby: PLL and Oscillator on.